export PROJECT = add_bits
export TOP     = add_bits

#####################################################
# DO NOT EDIT BELOW THIS LINE
# unless you know what's going on
#####################################################

# include generic makefile for verilog projects 
export ROOT=$(shell git rev-parse --show-toplevel)
include $(ROOT)/resources/verilog.mk