Index of /courses/3700/assignments/1_verilog/1_modules/1_simple_module/src
Name
Last modified
Size
Description
Parent Directory
-
simple_module.v
2026-01-05 20:27
655
testbench.v
2026-01-05 20:27
2.0K
Apache/2.4.58 (Ubuntu) Server at left.engr.usu.edu Port 443